

Fig. 1

Fig. 2A




Fig. 2B





Fig. 2C



## Pixel Matrix Circuit






Fig. 5A




Fig. 5B

Pixel Matrix Circuit

CMOS Circuit

Addition of N-type impurity  
(High Concentration)




Fig. 6A




Fig. 6B




Fig. 6C

N-Channel TFT P-Channel TFT  
CMOS Circuit Pixel Matrix Circuit




Fig. 7




Fig. 8B






Fig. 9A




Fig. 9B




Fig. 10A




Fig. 10B




Fig. 11A




Fig. 11B




Fig. 12A




Fig. 12B




FIG. 13 is a cross-sectional view of the device of FIG. 12, taken along line 13-13 of FIG. 12, showing the device in a second state of operation. In this state, the device is configured to receive and process a second input signal. The device includes a first input terminal 230, a first input terminal 228, a first input terminal 231, a first input terminal 288, a first input terminal 233, a first input terminal 232, a first input terminal 234, a first input terminal 289, a first input terminal 237, a first input terminal 235, a first input terminal 238, a first input terminal 239, and a first input terminal 241. The device is configured to receive and process a second input signal.




Fig. 13




Fig. 14A




Fig. 14B




Fig. 14C




Fig. 14D




Fig. 14E









Fig. 14F






FIG. 15F




FIG. 15G




FIG. 15H




Fig. 16




Fig. 17A-1




Fig. 17B-1




Fig. 17A-2




Fig. 17B-2




Fig. 17A-3




Fig. 17B-3




Fig. 17A-4




Fig. 17B-4






Fig. 18

FIG. 19 is a cross-sectional view of the device of FIG. 18, taken along line 19-19 of FIG. 18, showing the device in a second state of operation. In this state, the device is configured to receive and process a second input signal. The device includes a first input terminal 225, a first output terminal 227, a second input terminal 295, and a second output terminal 296. The device is configured to receive a second input signal at the second input terminal 295 and to output a second output signal at the second output terminal 296. The device is also configured to receive a first input signal at the first input terminal 225 and to output a first output signal at the first output terminal 227. The device is configured to process the first and second input signals and to output the first and second output signals. The device is configured to receive a first input signal at the first input terminal 225 and to output a first output signal at the first output terminal 227. The device is configured to receive a second input signal at the second input terminal 295 and to output a second output signal at the second output terminal 296. The device is configured to process the first and second input signals and to output the first and second output signals.




Fig. 19






Fig. 20A



\* Width of  $n^-$  region is fixed in  $2.5\ \mu\text{m}$ .

Concentration of  $n^-$  region (activated conc.) :  $4.2\text{E}17/\text{cm}^3$   
 Concentration of  $n^+$  region (activated conc.) :  $1\text{E}20/\text{cm}^3$


Fig. 20B



$n^-$  concentration:  $4.2E17/cm^3$


- b: LDD  $0.5 \mu m$  + GOLD  $2.0 \mu m$
- △— c: LDD  $1.0 \mu m$  + GOLD  $1.5 \mu m$
- ◇— d: LDD  $1.5 \mu m$  + GOLD  $1.0 \mu m$
- a: LDD  $0 \mu m$  + GOLD  $2.5 \mu m$

Fig. 21




- b: LDD  $0.5 \mu m$  + GOLD  $2.0 \mu m$
- △— c: LDD  $1.0 \mu m$  + GOLD  $1.5 \mu m$
- d: LDD  $1.5 \mu m$  + GOLD  $1.0 \mu m$
- a: LDD  $0 \mu m$  + GOLD  $2.5 \mu m$

Fig. 22




GOLD (2.5  $\mu\text{m}$ ) + LDD (0.4  $\mu\text{m}$ )

Fig. 23



GOLD ( $2.0 \mu m$ ) + LOD ( $0.5 \mu m$ )


Fig. 24



GOLD ( $2.5 \mu m$ )  $\rightarrow$  LDD ( $0 \mu m$ )

Fig. 25





GOLD ( $2.0 \mu m$ ) + LDD ( $0.5 \mu m$ )

Fig. 26




Fig. 27A




Fig. 27B




Fig. 27C




Fig. 27D




Fig. 28.








Fig. 30A





Fig. 30B






Fig. 31

Fig. 32




Fig. 33A




Fig. 33B






Fig. 34A




Fig. 34B






Fig. 36A




Fig. 36B




Fig. 37




Fig. 38A




Fig. 38B




Fig. 38C




Fig. 39